Scheda insegnamento (lingua inglese)

Stampato il 01.06.2024 ore 16:24

Title

Reti logiche
Introduction to Logic Design

mutua da Reti logiche

Degree

Corso di Laurea Specialistica in Ingegneria Gestionale
Second Level Degree in Management Engineering

Corso di Laurea in Ingegneria Elettronica

Year

1

Teaching Period

1

Credits

6

Teacher:   Tiziano Villa Academic year:   2005/2006

Objectives: Requirements: Acquired skills:
Lectures and exercises hours
Topics Specific contents  
Introduction to modern logic design  .
4
Boolean algebra   
6
Two-level and multi-level minimization   
6
Complex combinational networks   
2
Programmable logic and memories   
2
Arithmetic circuits   
4
Delay in combinational circuits   
2
Sequential networks   
6
Complex sequential networks   
2
Delay in sequential circuits   
2
Finite state machines   
3
Design of sequential systems   
4
 Total hours for lectures and exercises 43 
 for exercises only  
Further educational activities
hours
  Labs  
  Tutorials / Seminars  
  Workshops  
  Guided tours  
 Description of final project  1
 Total hours for further educational activities 1 
 Total hours
44 

Type of exam: Written

References: Additional material or information on line http:// www.parades.rm.cnr.it/~villa/didattica/reti_log/rl_aut02.html


- Documento generato con SOFIA -